

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/856,212	05/18/2001	Kozo Nakamura	82821	6761
24628	7590 07/20/2005		EXAMINER	
WELSH & KATZ, LTD 120 S RIVERSIDE PLAZA			SONG, MATTHEW J	
22ND FLOOR			ART UNIT	PAPER NUMBER
CHICAGO, II	L 60606		1722	

DATE MAILED: 07/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/856,212	NAKAMURA ET AL.	Ĺ
Office Action Summary	Examiner	Art Unit	
·	Matthew J. Song	1722	
The MAILING DATE of this communicate Period for Reply	ation appears on the cover sheet wi	th the correspondence addre	ess
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) of the fixed for reply is specified above, the maximum statutance of the period for reply within the set or extended period for reply will any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	ATION.  37 CFR 1.136(a). In no event, however, may a rication.  days, a reply within the statutory minimum of thirt ory period will apply and will expire SIX (6) MON I, by statute, cause the application to become AB	eply be timely filed  y (30) days will be considered timely.  THS from the mailing date of this common than the mailing date.	nunication.
Status			
1) Responsive to communication(s) filed	on <i>23 May 2005</i> .		
	)⊠ This action is non-final.		
3) Since this application is in condition for closed in accordance with the practice	•	•	erits is
Disposition of Claims			
4) ⊠ Claim(s) <u>9-13</u> is/are pending in the approximate 4a) Of the above claim(s) is/are 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>9-13</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction	withdrawn from consideration.		
Application Papers			
9) The specification is objected to by the E	Examiner.		
10) The drawing(s) filed on is/are: a		by the Examiner.	
Applicant may not request that any objection	on to the drawing(s) be held in abeyan	ce. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including th	e correction is required if the drawing(	(s) is objected to. See 37 CFR	1.121(d).
11)☐ The oath or declaration is objected to b	y the Examiner. Note the attached	Office Action or form PTO-	152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for a) All b) Some * c) None of:  1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of application from the Internationa * See the attached detailed Office action f	ocuments have been received. Incuments have been received in A the priority documents have been Il Bureau (PCT Rule 17.2(a)).	pplication No received in this National Sta	age
Attachment(s)	_		·
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO</li> </ol>		ummary (PTO-413) s)/Mail Date	
<ol> <li>Notice of Draftsperson's Patent Drawing Review (PTO3)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date</li> </ol>		formal Patent Application (PTO-15	52)

#### **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/25/2005 has been entered.

### Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 9-11 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Claims 9-11 recite, "said wafer comprising a surface region of several tens of mm deep and an adjacent central region, said wafer having been prepared from a perfect crystal free from grownin defects and produced by a Czochralski method, said defects being uniformly distributed in a region consisting essentially of the central region" in line 2-5. There is no support in the originally filed application for defects being uniformly distributed in a region consisting

Application/Control Number: 09/856,212 Page 3

Art Unit: 1722

essentially of a central region. The specification merely teaches a DZ region, note page 24. The

specification does not teach defects are distributed in a region consisting essentially of the central

region.

4. Claims 9-11 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the

written description requirement. The claim(s) contains subject matter which was not described

in the specification in such a way as to reasonably convey to one skilled in the relevant art that

the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 9-11 recite, "said first step being performed first after a wafer slicing process" in the last

two lines. The instant specification does not teach the claimed sequence of slicing and the first

step.

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claims 9-11 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for

failing to particularly point out and distinctly claim the subject matter which applicant regards as

the invention. Claim 9-11 recites, "distributing defects in a silicon single crystal" and "a perfect

crystal free from grown in defects" in lines 2-4. It is unclear how perfect crystal has defects,

which contain defects. The Examiner suggests replacing a perfect crystal with a crystal free from

grown in defects.

## Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

8. Claims 9-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Furuya et al (JP 6-97179), an English Abstract and Computer translation (CT) have been provided.

Furuya et al discloses a heat-treating method of silicon crystal wafer produced by the Czochralski method (CT [0008]), which is inherently single crystal because the Czochralski process is used to produce single crystalline rods. Furuya et al discloses a low temperature heat treatment with an initiation temperature of 350-450°C (CT [0005]), this reads on applicants' maintaining a heat treatment temperature at the initial entry of the silicon single crystal wafer to be a target of the heat treatment at less than 500°C. Furuya et al also discloses the low temperature heat treatment is performed at 650-950°C (CT [0002]), this reads on applicants'

Application/Control Number: 09/856,212

Art Unit: 1722

temperature in a range of 700-900°C. Furuya et al also discloses the ramping rate during the low temperature heat treatment step is 0.5-2.0°C/min-(CT [0009], [0013]-and '179 [0009], [0013]). Furuya et al discloses a silicon wafer having a defect free layer (CT [0002]), this reads on applicants' perfect crystal.

Furuya et al discloses ranges of the initial temperature, the heat treatment temperature and the ramping rate. The ranges are not the ranges claimed by applicants, however the ranges overlap the instantly claimed ranges. Overlapping ranges are held to be obvious (MPEP 2144.05).

Referring to claim 9-11, Furuya et al does not teach the defects are uniformly distributed in a region consisting essentially of the central region, however the Examiner maintains this feature is inherent. Furuya et al teaches forming a defect free region on the surface using a similar heat treatment on a similar wafer, as applicant; therefore the effects of the heat treatment are expected to be similar, namely defects are distributed in a central region. Also, the defects in the surface region are expected to be driven towards the center away from the DZ layer, note column 2, lines 10-20 of Bischoff et al (4,437,922), which teaches annealing to obtain a defect zone at the surface and defects beneath this layer.

Referring to claim 9-11, Furuya et al discloses a Czochalski process and heat treating a wafer (CT [0008]). A slicing process is inherently taught to form the wafer. Furuya et al does not teach the first step being performed first after a wafer slicing process. The selection of any order of process is *prima facie* obvious in the absence of new or unexpected results (MPEP 2144.04).

Referring to claims 10-11, Furuya et al discloses the low temperature treatment is preformed to from a DZ layer on a silicon wafer. Furuya et al does not teach the heat treatment is

Page 6

performed so as to make uniform the distribution of oxide precipitate density of the silicon wafer after heat treatment. This limitation is viewed as an intended use limitation. A recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. In a claim drawn to a process of making, the intended use must result in a manipulative difference as compared to the prior art. Furthermore, the fact that applicant has recognized another advantage which would flow naturally from following the suggestion of the prior art cannot be the basis for patentability when the differences would otherwise be obvious. It is also noted that uniform the distribution of an oxide precipitate density of the silicon single crystal wafer after heat treatment would be inherent to Furuya et al because Furuya et al teaches a similar heat treatment with an ultimate temperature set in a range of 500-900°C at a similar ramping rate of 0.5 °C/min as applicant.

Referring to claims 12-13, Furuya et al teaches the heat treatment was performed on silicon wafer having an oxygen density of 9x10<sup>17</sup> cm<sup>-3</sup> (CT [0008] and '179 [0008]).

9. Claims 9-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bischoff et al (US 4,437,922).

Bischoff et al teaches a heat treatment method of Czochralski silicon wafers for tailoring oxygen precipitation particle density and distribution (col 1, ln 1-15), this reads on applicants' single crystal wafer because wafers produced using the Czochralski method are inherently single crystalline. Bischoff et al teaches heating from 450°C to 800°C at a rate of 0.84°C/min, this reads Application/Control Number: 09/856,212

Art Unit: 1722

on applicants' temperature of less than 500°C. Bischoff et al also teaches annealing at a low temperature of 400-500°C and heating to 750°-1000°C at a rate of less than 2°C/minute or less, specifically a rate of 0.84°C/min (col 4, ln 20-45 and claims 1-3). Overlapping ranges are held to be obvious (MPEP 2144.05).

Referring to claim 9-11, Bischoff et al does not teach the defects are uniformly distributed in a region consisting essentially of the central region, however the Examiner maintains this feature is inherent. Bischoff et al teaches forming a defect free region on the surface using a similar heat treatment on a similar wafer, as applicant; therefore the effects of the heat treatment are expected to be similar, namely defects are distributed in a central region. Also, the defects in the surface region are expected to be driven towards the center away from the DZ layer, note column 2, lines 10-20 of Bischoff et al (4,437,922), which teaches annealing to obtain a defect zone at the surface and defects beneath this layer.

Referring to claim 9-11, Bischoff et al discloses a Czochalski process and heat treating a wafer (col 1, ln 5-15). A slicing process is inherently taught to form the wafer. Bischoff et al does not teach the first step being performed first after a wafer slicing process. The selection of any order of process is *prima facie* obvious in the absence of new or unexpected results (MPEP 2144.04).

10. Claims 9-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Furuya et al (JP 6-97179), an English Abstract and Computer translation (CT) have been provided, or Bischoff et al (US 4,437,922) in view of Iida et al (US 5,968,264) or Adachi et al (US 5,931,662).

Application/Control Number: 09/856,212 Page 8

Art Unit: 1722

Furuya et al or Bischoff et al discloses all of the limitations of claims 9-11, as discussed previously, except the wafer-is single crystalline, which the Examiner maintains is inherent.

However, if evidence is provided showing that the feature is not inherent, then the claim would still be unpatentable because the invention would have been obvious in view of Iida et al's teachings.

In a method of forming a single crystal wafer, Iida et al teaches a method of forming a single crystal wafer with very few crystal defects, this reads on applicant's perfect crystal, and when this wafer undergoes an oxygen precipitation heat treatment and is observed by means of X rays, uniform precipitation contrast is observed over the surface thereof and a small number of striation rings is observed (col 13, ln50 to col 14, ln 15). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Furuya et al or Bischoff et al with Iida et al's single crystalline silicon wafer to form a uniform precipitation and gettering layer.

In a method of heat treating silicon wafers, Adachi et al teaches heat treating silicon single crystal wafers and annealing is performed to form a defect free (DZ) region (col 10, ln 1-67), this reads on applicants' perfect crystal. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Furuya et al or Bischoff et al with Adachi et al's silicon single crystal wafer because silicon single crystal wafers are conventionally used to in the production of DZ layers.

Response to Arguments

Application/Control Number: 09/856,212

Art Unit: 1722

11. Applicant's arguments with respect to claims 9-13 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Von Ammon et al ("The dependence of bulk defects on the axial temperature gradient of silicon crystal during Czochralski growth") teaches the critical pulling rate varies with the crystal diameter and the type of heat shield (abstract).

Bischoff et al (US 4,437,922) teaches heating a silicon wafer from 450°C to an ultimate temperature of 800°C at a rate 0.84°/min (Fig 2 and claim 8).

Morioka et al (US 4,783,235) teaches to reduce the temperature gradient, the pulling speed should be small in a LEC process for forming single crystals (Abstract and col 10, ln 1-5).

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew J. Song whose telephone number is 571-272-1468. The examiner can normally be reached on M-F 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Duane Smith can be reached on 571-272-1166. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 1722

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Matthew J Song

Examiner

Art Unit 1722

MJS July 15, 2005

PRIMARY EXAMINER